


REV	DESCRIPTION	DATE	DESIGNED
△	Circuit No. is added.	AUG. 23, 2006	M.H

NOTE

- 1. Unless otherwise specified, tolerance are ± 0.3
- 2. Coplanarity of solder tail and solder tab shall be 0.1max
- 3. Tolerance of pattern pitch on PCB are not cumulative.






Assembly layout



P.C.B. hole layout (Reference)
(Viewing from connector mounted side)

Circuit No. 1



Circuit No.	Dimensions			Circuit No.	Dimensions		
	A	B	C		A	B	C
2	0.6	3.0	1.36				
4	1.8	4.2	2.56				
6	3.0	5.4	3.76	16	9.0	11.4	
10	5.4	7.8	6.16	20	11.4	13.8	
				22	12.6	15.0	

3	SOLDER TAB	BRASS	COPPER-UNDERPLATED TIN-PLATED	t0.15	REMARKS
2	WAFER	POLYAMIDE	COPPER-UNDERPLATED TIN-PLATED	UL94V-0, NATURAL	
1	BASE CONTACT	COPPER ALLOY	COPPER-UNDERPLATED TIN-PLATED	t0.12	
No.	PART NAME	MATERIAL	SURFACE FINISH		
SIZE	UNIT	SCALE	PROJECTION DATE		
A3	METRIC	20:1	JUL. 25, 2005		
APPROVED	CHECKED	DESIGNED	DRAWN		
S.S	T.T	M.H	M.O		
SERIES NAME				XSR CONNECTOR	
PART No.				SM () B-XSR (LF) (SN)	
DRAWING No.				KRD-37169-1	



J.S.T. MFG. CO., LTD.

THIS DRAWING CONTAINS INFORMATION THAT IS PROPRIETARY TO J.S.T. AND SHOULD NOT BE USED WITHOUT WRITTEN PERMISSION.